

The diagram illustrates a memory system architecture. At the top, a **CNTL** block (40) contains **Vread Timing #1** (401) and **Vread Timing #2** (402). It is connected to a **Sub. Vol. CNTL** block (42) and a vertical stack of voltage generators: **Vpgm Gen.** (41a), **Vpass Gen.** (41b), **Vread Gen.** (41c), and **Vref Gen.** (41d). The **CNTL** block also receives **Command Data** and outputs **DI/O2**. The **Sub. Vol. CNTL** block outputs **100** to the **Normal Cell Array** (100) and **101** to the **Redundant Cell Array** (101). The **Vread Gen.** (41c) outputs **2** to the **Data Select Line Driver** and **3** to the **Row DEC**. The **Vref Gen.** (41d) outputs **4** to the **Col DEC**. The **Normal Cell Array** (100) and **Redundant Cell Array** (101) are connected to a **Sense Amp/Data Reg.** block (46) via **DI/O2**. The **Sense Amp/Data Reg.** block outputs **46** to the **Verify Check** block. The **Verify Check** block outputs **38** to the **SW** block and **39** to the **Col DEC**. The **SW** block outputs **39** to the **Col DEC**. The **Col DEC** block outputs **48** to the **Col Add Conversion** block. The **Col Add Conversion** block outputs **36** to the **Col Add Matching Det.** block. The **Col Add Matching Det.** block outputs **34** to the **Address Buffer** and **35** to the **Initial Setting Data** block. The **Address Buffer** outputs **47** to the **Row DEC**. The **Initial Setting Data** block outputs **35** to the **Col Add Matching Det.** block. The **Col Add Conversion** block also receives **Command Data** and outputs **45** to the **I/O Buffer**. The **I/O Buffer** outputs **45** to the **Error Bit Corretion** block. The **Error Bit Corretion** block outputs **5** to the **External I/O**. The **I/O Buffer** also receives **DI/O1** from the **Error Bit Corretion** block. The **External I/O** is connected to the **Error Bit Corretion** block.

FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11






FIG. 12




FIG. 13







FIG. 14B





**FIG. 16**






FIG. 18




FIG. 19




FIG. 20







FIG. 21



The diagram illustrates a memory system architecture with the following components and connections:

- 40 CNTL**: Contains **401 Vread Timing #1** and **402 Vread Timing #2**. It receives **Command Data** and outputs **DI/O2** and  $\phi 1 \sim \phi 4$ .
- 41a Vpgm Gen.**, **41b Vpass Gen.**, **41c Vread Gen.**, **41d Vref Gen.**: Generate various voltages. **41b**, **41c**, and **41d** are connected to a common line.
- 42 Sub. Vol. CNTL**: Receives **DI/O2** and outputs **101b** to the **100** array.
- 100**: The **Normal Cell Array**, flanked by **101a Redundant Cell Array** and **101b Redundant Cell Array**. It is connected to **2b Data Select Line Driver** and **2a Data Select Line Driver**.
- 2a Data Select Line Driver** and **3 Row DEC**: Receive **2a** and output **34** to the **36 Col Add Conversion** block.
- 46 Sense Amp/Data Reg.**: Receives **DI/O2** and  $\phi 1 \sim \phi 4$ . It outputs **DI/O1** and **38** to the **38 Verify Check** block.
- 38 Verify Check**: Outputs **38** to the **48 Col DEC (Include Log/Phys Add Conversion)** block.
- 48 Col DEC (Include Log/Phys Add Conversion)**: Receives **38** and outputs **36** to the **36 Col Add Conversion** block.
- 36 Col Add Conversion**: Receives **36** and outputs **35** to the **35 Initial Setting Data** block.
- 35 Initial Setting Data**: Outputs **35** to the **34 Col Add Matching Det.** block.
- 34 Col Add Matching Det.**: Receives **34** and outputs **34** to the **47 Address Buffer** block.
- 47 Address Buffer**: Receives **34** and outputs **34** to the **3 Row DEC** block.
- 45 I/O Buffer**: Receives **DI/O1** and outputs **DI/O1** to the **5 Error Bit Correction** block.
- 5 Error Bit Correction**: Receives **DI/O1** and outputs **DI/O1** to the **External I/O** block.
- External I/O**: The final output of the system.

FIG. 23A




FIG. 23B




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29






FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37





FIG. 38





**FIG. 39**




FIG. 40




FIG. 41




FIG. 42

